AMD—Physical Verification Engineer

Job description

Description: WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. Physical Verification / RDL Engineer   KEY RESPONSIBILITIES:  - Hands on experience with Block level and Top-level physical verification. - Good understanding and hands-on experience in lower node technologies. (3nm and below) - Drive the RDL and MIMCAP closure for complex chiplets - Collaborate closely with cross-functional teams, including Physical Design, RTL Designers, to facilitate seamless integration and problem resolution. - Demonstrate strong problem-solving and work well with cross-functional teams - Good listening, writing, and speaking English - Good communication skills, strong interpersonal skills and flexibility - Dedicated, hardworking and good team player - Familiar with Unix/Linux environment and good at scripts   PREFERRED EXPERIENCE:  - Hands on experience in Physical Verification incl. multi-voltage designs - Hands on experience in industry standard Place & Route tools such as Fusion Compiler , ICC2 and Innovus and also sign off tools like Siemens Caliber etc., - Strong understanding of low-power flows includes UPF concepts, power-gating, isolation, level-shifter, voltage areas, power-state tables, electrical checks using FM & VSI - Good control over scripting languages like Python, PERL, TCL and strong debug capabilities   ACADEMIC CREDENTIALS:  - Masters or Bachelor’s degree in Electronics Engineering - 8-12 years of experience in Physical Design flow and methodology development on advanced nodes below 3nm - Proficiency in one or more scripting languages namely Tcl, Perl, sed/awk - Strong problem-solving skills and analytical thinking - Team player, good work ethic, and excellent communication skills #LI-AA1 Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here. This posting is for an existing vacancy. Responsibilities: Physical Verification / RDL Engineer   KEY RESPONSIBILITIES:  - Hands on experience with Block level and Top-level physical verification. - Good understanding and hands-on experience in lower node technologies. (3nm and below) - Drive the RDL and MIMCAP closure for complex chiplets - Collaborate closely with cross-functional teams, including Physical Design, RTL Designers, to facilitate seamless integration and problem resolution. - Demonstrate strong problem-solving and work well with cross-functional teams - Good listening, writing, and speaking English - Good communication skills, strong interpersonal skills and flexibility - Dedicated, hardworking and good team player - Familiar with Unix/Linux environment and good at scripts   PREFERRED EXPERIENCE:  - Hands on experience in Physical Verification incl. multi-voltage designs - Hands on experience in industry standard Place & Route tools such as Fusion Compiler , ICC2 and Innovus and also sign off tools like Siemens Caliber etc., - Strong understanding of low-power flows includes UPF concepts, power-gating, isolation, level-shifter, voltage areas, power-state tables, electrical checks using FM & VSI - Good control over scripting languages like Python, PERL, TCL and strong debug capabilities   ACADEMIC CREDENTIALS:  - Masters or Bachelor’s degree in Electronics Engineering - 8-12 years of experience in Physical Design flow and methodology development on advanced nodes below 3nm - Proficiency in one or more scripting languages namely Tcl, Perl, sed/awk - Strong problem-solving skills and analytical thinking - Team player, good work ethic, and excellent communication skills #LI-AA1